


FIG.5



The state of the s

## <del>-</del>1G.6

<u> </u>		Т		T	<del></del>		
REGISTER 5 (R5)	ONE RAM/TWO RAMS NORMAL/TOGGLE	ONE RAM/TWO RAMS NORMAL/TOGGLE	ONE RAM/TWO RAMS NORMAL/TOGGLE	I	I	l	 
REGISTER 4 (R4)	ONE RAM/ NORMAL	ONE RAM/ NORMAL	ONE RAM/ NORMAL	ONE RAM NORMAL	ONE RAM NORMAL		l
REGISTER 3 (R3)	WO RAMS TOGGLE	ONE RAM NORMAL	I	ONE RAM/TWO RAMS NORMAL/TOGGLE	ONE RAM NORMAL		1
REGISTER 2 (R2)	ONE RAM/TWO RAMS NORMAL/TOGGLE	1	1	ONE RAM/I NORMAL/	-	THREE RAMS NORMAL	l
REGISTER 1 (R1)	TWO RAMS TOGGLE	ONE RAM NORMAL	<b>.</b>	-	ONE RAM NORMAL	I	1
REGISTER 0 REGISTER 1 REGISTER 2 REGISTER 3 REGISTER 4 REGISTER 5 (R0) (R1) (R2) (R3)	TWO RAMS/TWO RAMS NORMAL/TOGGLE	TWO RAMS NORMAL	TWO RAMS TOGGLE	THREE RAMS NORMAL	THREE RAMS NORMAL	THREE RAMS NORMAL	THREE RAMS TOGGLE
MODE	4	8	O	O	ш	ш	5

6/12

FIG.7

REGISTER 0,2,4	REGISTER 1,3,5
(R0,R2,R4)	(R1,R3,R5)
ONE RAM	ONE RAM
NORMAL	NORMAL
ONE RAM TOGGLE	_
TWO RAMS NORMAL	_

FIG.8

MODE	REGISTER 6 (R6)	REGISTER 7 (R7)
Н	ONE RAM NORMAL	ONE RAM NORMAL
I	ONE RAM TOGGLE	· –
J	TWO RAMS NORMAL	_


## FIG.9

MODE	INPUT/OUTPUT OF REGISTER 0 (R0)	INPUT/OUTPUT OF REGISTER 1 (R1)	INPUT/OUTPUT OF REGISTER 2 (R2)	INPUT/OUTPUT OF REGISTER 3 (R3)
К	LOWER 8 BITS OF DATA INPUT/ OUTPUT BUS 0	UPPER 8 BITS OF DATA INPUT/ OUTPUT BUS 0	LOWER 8 BITS OF DATA INPUT/ OUTPUT BUS 1	UPPER 8 BITS OF DATA INPUT/ OUTPUT BUS 1
L	LOWER 8 BITS OF DATA INPUT/ OUTPUT BUS 0	UPPER 8 BITS OF DATA INPUT/OUTPUT BUS 0	16 BITS OF DATA INPUT/ OUTPUT BUS 1	<del></del>
М	LOWER 8 BITS OF DATA INPUT/ OUTPUT BUS 0	UPPER 8 BITS OF DATA INPUT/ OUTPUT BUS 0	_	16 BITS OF DATA INPUT/ OUTPUT BUS 1
N	16 BITS OF DATA INPUT/ OUTPUT BUS 0		LOWER 8 BITS OF DATA INPUT/ OUTPUT BUS 1	UPPER 8 BITS OF DATA INPUT/ OUTPUT BUS 1
0	16 BITS OF DATA INPUT/ OUTPUT BUS 0		16 BITS OF DATA INPUT/ OUTPUT BUS 1	_
Р	16 BITS OF DATA INPUT/ OUTPUT BUS 0	_	_	16 BITS OF DATA INPUT/ OUTPUT BUS 1
Q	_	16 BITS OF DATA INPUT/ OUTPUT BUS 0	LOWER 8 BITS OF DATA INPUT/ OUTPUT BUS 1	UPPER 8 BITS OF DATA INPUT/ OUTPUT BUS 1
R	_	16 BITS OF DATA INPUT/ OUTPUT BUS 0	16 BITS OF DATA INPUT/ OUTPUT BUS 1	_
S	_	16 BITS OF DATA INPUT/ OUTPUT BUS 0	_	16 BITS OF DATA INPUT/ OUTPUT BUS 1
Т	32 BITS OF DATA INPUT/ OUTPUT BUSES 0 AND 1	_		_
U	_	32 BITS OF DATA INPUT/ OUTPUT BUSES 0 AND 1	. –	_

## FIG.10

MODE	INPUT/OUTPUT OF REGISTER 4 (R4)	INPUT/OUTPUT OF REGISTER 5 (R5)
V	LOWER 8 BITS OF DATA INPUT/ OUTPUT BUS 2	UPPER 8 BITS OF DATA INPUT/ OUTPUT BUS 2
W	16 BITS OF DATA INPUT/ OUTPUT BUS 2	<del>-</del>
Х	_	16 BITS OF DATA INPUT OUTPUT BUS 2

## **FIG.11**



in the second of the second of

**FIG.12** 





FIG.13



The state of the s